


### Context

- **Nanoscale systems are becoming more and more sensitive to process, voltage and temperature (PVT) variations:** Process variations are attributed to the imperfections in the manufacturing process.
- PVT variations can significantly affect the performance and behavior of circuits. Therefore it is increasingly important to deal with different effects of these variations.
- **Fault tolerant computing** : The art and the science of building computing systems that continue to work properly in the presence of faults due to PVT variations.

### Objectives



- Reduce the power consumption of embedded systems
- Address the problem of fault tolerant computation by studying the case of an existing application (a GPS receiver).
- Produce two versions of the application on an ASIC (using a 28 nm CMOS technology) : a standard GPS receiver and a hardened GPS receiver tolerant to faults due to low voltage supply.

### Structure of RELIASIC





### First results

- Adding some mechanisms to allow the tracking module of the GPS receiver to be more tolerant to faults in the integrator and the carrier discriminator.



- $10^{-1}$  Error probability
- direct implementation  $\Rightarrow$  error of 1000 km
- smart implementation  $\Rightarrow$  error of 1 m

- Modelling of Random Telegraph Noise inside a circuit.




#### Simulation Conditions:

- Temperature = 27°C
- Input Clock Frequency = 5MHz and 10MHz
- Process: 65nm, Nominal

Vin = VSUPPLY = 1 Volt

Vin = VSUPPLY = 0.5 Volt

### Partners



### Members

- IETR/Polytech Nantes**  
O. Pasquier (WP3, WP4)  
S. Pillement (WP3, WP4)
- IETR/INSA Rennes**  
J.C. Prevotet (WP4 and WP5)

#### Lab-STICC/UBS

- E. Boutillon (Project leader)  
J.P. Diguët (WP2, WP3)  
C. Winstead (Utah State Univ.)  
(WP1, WP2, WP5)

M. M. Hafidhi (PhD, WP2)

#### Lab-STICC/UBO

- C. Dezan (WP4)

#### Lab-STICC/Telecom Bretagne

- C. Lahuec (WP5, WP1)

- F. Seguin (WP1, WP5)

Fabio Braz, Ingénieur (WP1)

#### IRISA/CAIRN

- E. Casseau (WP3, WP2)

- A. Tisserand (WP3, WP2)

H.V.L. Nguyen, PhD (WP3)